

Instructor: Robert Dick  
 Office: L477 Tech  
 Email: dickrp@northwestern.edu  
 Phone: 847-467-2298

TA: Neal Oza  
 Office: Tech. Inst. L375  
 Phone: 847-467-0033  
 Email: nealoza@u.northwestern.edu

TT: David Bild  
 Office: Tech. Inst. L470  
 Phone: 847-491-2083  
 Email: d-bild@northwestern.edu



NORTHWESTERN  
UNIVERSITY

Encoder example

Pressed ( $i_2, i_1, i_0$ )	Code ( $o_1, o_0$ )
000	00
001	01
010	10
011	XX
100	11
101	XX
110	XX
111	XX

Implementation?

Decoders

Need to map back from encoded signal to state

Pressed ( $i_1, i_0$ )	Code ( $o_3, o_2, o_1, o_0$ )
00	0001
01	0010
10	0100
11	1000

$o_0$  isn't always used. Why?  
 Most straightforward implementation?

Decoder implementation efficiency

- $n$  NOTs
- $n^2$   $n$ -input ANDS
- $\mathcal{O}(n^2)$
- Can't do this for large number of inputs!
- Instead, decompose into multi-level implementation

Encoders

- Assume you have  $n$  one-bit signals
- Only one signal can be 1 at a time
- How many states can you be in?
- How many signals are required to encode all those states?


Priority encoder

What if we want the highest-order high signal to dominate?

Pressed ( $i_3, i_2, i_1$ )	Code ( $o_1, o_0$ )
000	00
001	01
010	10
011	10
100	11
101	11
110	11
111	11

What impact on implementation efficiency?

Straight-forward decoder implementation



Multilevel decoder implementation

Starting point


- $o_0 = \bar{i}_2 \bar{i}_1 \bar{i}_0$
- $o_1 = \bar{i}_2 \bar{i}_1 i_0$
- $o_2 = \bar{i}_2 i_1 \bar{i}_0$
- $o_3 = \bar{i}_2 i_1 i_0$
- $o_4 = i_2 \bar{i}_1 \bar{i}_0$
- $o_5 = i_2 \bar{i}_1 i_0$
- $o_6 = i_2 i_1 \bar{i}_0$
- $o_7 = i_2 i_1 i_0$

## Multilevel decoder implementation

$$\begin{aligned} o_0 &= \bar{i}_2 (\bar{i}_1 \bar{i}_0) \\ o_1 &= \bar{i}_2 (\bar{i}_1 i_0) \\ o_2 &= \bar{i}_2 (i_1 \bar{i}_0) \\ o_3 &= \bar{i}_2 (i_1 i_0) \\ o_4 &= i_2 (\bar{i}_1 \bar{i}_0) \\ o_5 &= i_2 (\bar{i}_1 i_0) \\ o_6 &= i_2 (i_1 \bar{i}_0) \\ o_7 &= i_2 (i_1 i_0) \end{aligned}$$

Reuse terms! Schematic?

## Logic gate MUX




However, there is another way...

## MUX truth table

$i_1$	$i_0$	$C$	$Z$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

## Review: Other TG diagram




## Multiplexers or selectors

- Routes one of  $2^n$  inputs to one output
- $n$  control lines
- Can implement with logic gates


## MUX functional table

$C$	$Z$
0	$i_0$
1	$i_1$


## Review: CMOS transmission gate (TG)




## MUX




MUX using TGs



Alternative hierarchical MUX implementation




MUX examples




MUX properties

- A  $2^n : 1$  MUX can implement any function of  $n$  variables
- A  $2^{n-1} : 1$  can also be used
  - Use remaining variable as an input to the MUX


Hierarchical MUX implementation



MUX examples



MUX examples



MUX example

$$F(A, B, C) = \sum(0, 2, 6, 7) = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + AB\bar{C} + ABC$$

Truth table

A	B	C	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

MUX example

$$F(A, B, C) = \sum(0, 2, 6, 7)$$

$$= \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + AB\bar{C} + ABC$$

Therefore,


$$\bar{A}\bar{B} \rightarrow F = \bar{C}$$

$$\bar{A}B \rightarrow F = \bar{C}$$


$$A\bar{B} \rightarrow F = 0$$

$$AB \rightarrow F = 1$$


Lookup table implementation



Recall decoders



Lookup table implementation



Truth table


A	B	C	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

$$F = \bar{C}$$

Demultiplexer (DMUX) definitions


- Closely related to decoders
- $n$  control signals
- Single data input can be routed to one of  $2^n$  outputs

DMUXs similar to decoders




Use extra input to control output signal

## Demultiplexer



36


## Dangers when implementing with TGs



What if an output is not connected to any input?

38

## Set all outputs



40

## Example function


$$F_1 = \bar{A}\bar{B}CD + \bar{A}B\bar{C}D + ABCD$$

$$F_2 = ABC\bar{D} + ABC = ABC\bar{D} + ABCD + ABCD$$

$$F_3 = \bar{A} + \bar{B} + \bar{C} + \bar{D} = \overline{ABCD}$$


42

## Dangers when implementing with TGs




37

## Review: Consider undriven inverter inputs



39


## Demultiplexers as building blocks



Generate minterm based on control signals

41

## Demultiplexers as building blocks



43

## Status

- CMOS
- Switch-based and gate-based design
- Two-level minimization
- Encoders
- Decoder
- Multiplexers
- Demultiplexers

Is anything still unclear? Then let's do some examples!

## Reading assignment

- M. Morris Mano and Charles R. Kime. *Logic and Computer Design Fundamentals*. Prentice-Hall, NJ, fourth edition, 2008
- Sections 1.2–1.7

## Lab three

- Requires error detection
- Read Section 1.4 in the book
- How to build an error injector, i.e., a conditional inverter?
- How to build a two-input parity gate?
- How to build a three-input parity gate from two-input parity gates?
- How to detect even number of ones?

## Computer geek culture reference

- Cliff Stoll. *The Cuckoo's Egg*. Bantam Doubleday Dell Publishing Group, 1989