

Advanced Digital Logic Design – EECS 303

<http://ziyang.eecs.northwestern.edu/eecs303/>

Teacher: Robert Dick
Office: L477 Tech
Email: dickrp@northwestern.edu
Phone: 847-467-2298



NORTHWESTERN
UNIVERSITY


Arithmetic/logic operations

- Shift left
 - Fast, multiplication by two
- Shift right
 - Fast, division by two
- Bit-wise operations
 - AND, OR, NOT, NAND, NOR, XOR, and XNOR

Arithmetic circuits

- Administration
- Number systems
- Adders
 - Ripple carry
 - Carry lookahead
 - Carry select

Standard unsigned binary numbers



Given an n -bit number in which d_i is the i th digit, the number is $\sum_{i=1}^n 2^{i-1} d_i$

Arithmetic/logic operations

- Increment
- Addition
- Negation
- Subtraction
- Multiplication
 - Slow or large
- Division
 - Slow or large

Arithmetic

- Number systems review
- Adders
- Multipliers
- Memory overview

Number systems

- Representation of positive numbers same in most systems
- A few special-purpose alternatives exist, e.g., Gray code
- Alternatives exist for signed numbers

Unsigned addition

Consider adding 9 (1001) and 3 (0011)

$$\begin{array}{r} 1\ 1 \\ 1\ 0\ 0\ 1 \\ +\ 0\ 0\ 1\ 1 \\ \hline 1\ 1\ 0\ 0 \end{array}$$

Why an extra column?

Overflow

- If the result of an operation can't be represented in the available number of bits, an *overflow* occurs
- E.g., $0110 + 1011 = 10001$
- Need to detect overflow

Gray code

- To convert from a standard binary number to a Gray code number XOR the number by it's half (right-shift it)
- To convert from a Gray code number to a standard binary number, XOR each binary digit with the parity of the higher digits

Given that a number contains n digits and each digit, d_i , contributes 2^{i-1} to the number


$$P_j^k = d_j \oplus d_{j+1} \cdots \oplus d_{k-1} \oplus d_k$$

$$d_i = d_i \oplus P_{i+1}^n$$


Signed number systems

- Three major schemes
 - Sign and magnitude
 - One's complement
 - Two's complement

Sign and magnitude



Gray code



Gray code

- Converting from Gray code to standard binary is difficult
 - Take time approximately proportional to n
- Doing standard arithmetic operations using Gray coded numbers is difficult
- Generally slower than using standard binary representation
- E.g., addition requires two carries
- Why use Gray coded numbers?
 - Analog to digital conversion
 - Reduced bus switching activity

Number system assumptions

- Four-bit machine word
- 16 values can be represented
- Approximately half are positive
- Approximately half are negative

Sign and magnitude

- d_n represents sign
 - 0 is positive, 1 is negative
- Two representations for zero
- What is the range for such numbers?
 - Range: $[-2^{n-1} + 1, 2^{n-1} - 1]$

Two's complement

- Only one zero
 - Leads to more natural comparisons
- One more negative than positive number
 - This difference is irrelevant as n increases
- Substantial advantage – Addition is easy!

28

Robert Dick Advanced Digital Logic Design

Two's complement

- No looped carry – Only one addition necessary
- If carry-in to most-significant bit \neq carry-out to most-significant bit, overflow occurs
- What does this represent?
- Both operands positive and have carry-in to sign bit
- Both operands negative and don't have carry-in to sign bit

30

Robert Dick Advanced Digital Logic Design

Half adder review

For two's complement, don't need subtractor

A	B	cout	sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$cout = AB$$

$$sum = A \oplus B$$

33

Robert Dick Advanced Digital Logic Design

Full adder review

Need to deal with carry-in

A	B	cin	cout	sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

35

Robert Dick Advanced Digital Logic Design

Two's complement addition

Consider adding -4 (1100) and 6 (0110)

$$\begin{array}{r} 1\ 1 \\ 1\ 1\ 0\ 0 \\ +\ 0\ 1\ 1\ 0 \\ \hline 0\ 0\ 1\ 0 \end{array}$$

29

Robert Dick Advanced Digital Logic Design


Two's complement overflow

a	b	cin	cout
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

31

Robert Dick Advanced Digital Logic Design

Half adder review



34

Robert Dick Advanced Digital Logic Design

Full adder


$$sum = A \oplus B \oplus cin$$

$$cout = AB + A ci + B ci$$

36

Robert Dick Advanced Digital Logic Design

Cascaded full-adders




37

Robert Dick

Advanced Digital Logic Design

Full adder composed of half-adders



$$AB + ci(A \oplus B) = AB + B ci + A ci$$

39

Robert Dick

Advanced Digital Logic Design

Ripple-carry delay analysis

- The critical path (to *cout*) is two gate delays per stage
- Consider adding two 32-bit numbers
- 64 gate delays
 - Too slow!
- Consider faster alternatives

41

Robert Dick

Advanced Digital Logic Design

Carry lookahead adder

$$\begin{aligned} sum &= A \oplus B \oplus cin \\ &= P \oplus cin \end{aligned}$$


$$\begin{aligned} cout &= AB + A cin + B cin \\ &= AB + cin(A + B) \\ &= AB + cin(A \oplus B) \\ &= G + cin P \end{aligned}$$

43

Robert Dick

Advanced Digital Logic Design

Full adder standard implementation




Six logic gates

38

Robert Dick

Advanced Digital Logic Design

Adder/subtractor



Consider input to cin

40

Robert Dick

Advanced Digital Logic Design

Carry lookahead adder

- Carry generate: $G = AB$
- Carry propagate: $P = A \oplus B$
- Represent *sum* and *cout* in terms of *G* and *P*

42

Robert Dick

Advanced Digital Logic Design

Carry lookahead adder

Flatten carry equations

$$\begin{aligned} cin_1 &= G_0 + P_0 cin_0 \\ cin_2 &= G_1 + P_1 cin_1 = G_1 + P_1 G_0 + P_1 P_0 cin_0 \\ cin_3 &= G_2 + P_2 cin_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 cin_0 \\ cin_4 &= G_3 + P_3 cin_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + \\ &\quad P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 cin_0 \end{aligned}$$


Each *cin* can be implemented in three-level logic

44

Robert Dick

Advanced Digital Logic Design


Carry lookahead building block



Carry lookahead delay analysis

- Assume a 4-stage adder with CLA
- Propagate and generate signals available after 1 gate delays
- Carry signals for slices 1 to 4 available after 3 gate delays
- Sum signal for slices 1 to 4 after 4 gate delays


Cascaded carry lookahead adder



Carry select adders

- Trade even more hardware for faster carry propagation
- Break a ripple carry adder into two chunks, *low* and *high*
- Implement two *high* versions
 - $high_0$ computes the result if the carry-out from *low* is 0
 - $high_1$ computes the result if the carry-out from *low* is 1
- Use a MUX to select a result once the carry-out of *low* is known
 - $high_0$'s *cout* is never greater than $high_1$'s *cout* so special-case MUX can be used

Carry lookahead adder




Carry lookahead

- No carry chain slowing down computation of most-significant bit
 - Computation in parallel
- More area required
- Each bit has more complicated logic than the last
- Therefore, limited bit width for this type of adder
- Can chain multiple carry lookahead adders to do wide additions
- Note that even this chain can be accelerated with lookahead
 - Use internal and external carry lookahead units


Delay analysis for cascaded carry lookahead

- Four-stage 16-bit adder
- *cin* for MSB available after five gate delays
- *sum* for MSB available after eight gate delays
- 16-bit ripple-carry adder takes 32 gate delays
- Note that not all gate delays are equivalent
- Depends on wiring, driven load
- However, carry lookahead is usually much faster than ripple-carry


Carry select adder




Combinational multiplier



Combinational multiplier




2X2 sequential multiplier



Arithmetic/logic operations

- Increment
- Addition
- Negation
- Subtraction
- Multiplication
 - Slow or large
- Division
 - Slow or large

Multiplier building block



Sequential multiplier

- Can iteratively one row of adders to carry out multiplications
- Advantage: Area reduced to approximately its square root
- Disadvantage: Takes n clock cycles, where n is the operand bit width

Arithmetic/logic units

- Possible to implement functional units that can carry out many arithmetic and logic operations with little additional area or delay overhead
- Already saw example: Combined adder/subtractor
- Other operations possible
- Could you generalize the approach used for two's complement addition and subtraction to another pair of operations?

Arithmetic/logic operations

- Shift left
 - Fast, multiplication by two
- Shift right
 - Fast, division by two
- Bit-wise operations
 - AND, OR, NOT, NAND, NOR, XOR, and XNOR

Memory types

- ROM, PROM, EPROM, EEPROM: Already know these
- SRAM: Fast, low-density, relies on feedback
- DRAM: Fast, high-density, requires refresh, relies on stored charge
- Flash: Already know these – Non-volatile, slow, relies on floating gate

Recommended reading

- M. Morris Mano and Charles R. Kime. *Logic and Computer Design Fundamentals*. Prentice-Hall, NJ, third edition, 2004
- Chapter 9