


Teacher: Robert Dick
 Office: L477 Tech
 Email: dickrp@northwestern.edu
 Phone: 847-467-2298



**NORTHWESTERN
UNIVERSITY**

Switch-based definitions



Constraints on network output


- Under all possible combinations of input values
- Each output must be connected to an input value
 - No output may be connected to conflicting input values

Relationship with CMOS

- Metal Oxide Semiconductor
- Positive and negative carriers
- Complimentary MOS
- PMOS gates are like normally closed switches that are good at transmitting only true (high) signals
- NMOS gates are like normally open switches that are good at transmitting only false (low) signals


- A switch shorts or opens two points dependant on a control signal
- Used as models for digital transistors
- Why is using normally open and normally closed particularly useful for CMOS?
 - NMOS and PMOS transistors easy to model

Microwave control example



- What happens if the cancel button is not pressed and five minutes haven't yet passed?
 - The output value is undefined.


Switch-based AND



- Note that this requires
- Normally closed switches that transmit false signals well
 - Normally open switches that transmit true signals well


NAND gate

Therefore, *NAND* and *NOR* gates are used in CMOS design instead of *AND* and *OR* gates







- Basic device in NMOS and PMOS (CMOS) technologies
- Can be used to construct any logic gate


- Metal, oxide, semiconductor (MOS)
 - Then it was polysilicon, oxide, semiconductor
 - Now it is metal, hafnium-based low- k dielectric, semiconductor
- P-type bulk silicon doped with positively charged ions
- N-type diffusion regions doped with negatively charged ions
- Gate can be used to pull a few electrons near the oxide
 - Forms channel region, conduction from source to drain starts



- NMOS turns on when the gate is high
- PMOS just like NMOS, with N and P regions swapped
- PMOS turns on when the gate is low
- NMOS good at conducting low (0s)
- PMOS good at conducting high (1s)
- Use NMOS and PMOS transistors together to build circuits
 - Complementary metal oxide silicon (CMOS)



NOR operation



20

Robert Dick

Advanced Digital Logic Design

Non-ideality of NMOS/PMOS transistors

- V_T , or threshold voltage, is commonly 0.7 V
- NMOS conducts when $V_{GS} > V_T$
- PMOS conducts when $V_{GS} < -V_T$
- What happens if an NMOS transistor's source is high?
- Or a PMOS transistor's source is low?
- Alternatively, if one states that $V_{TN} = 0.7\text{ V}$ and $V_{TP} = -0.7\text{ V}$ then NMOS conducts when $V_{GS} > V_{TN}$ and PMOS conducts when $V_{GS} < V_{TP}$

23

Robert Dick

Advanced Digital Logic Design

Non-ideality of NMOS/PMOS transistors


- If an NMOS transistor's input were V_{DD} (high), for $V_{GS} > V_{TN}$, the gate would require a higher voltage than V_{DD}
- If an PMOS transistor's input were V_{SS} (low), for $V_{GS} < V_{TP}$, the gate would require a lower voltage than V_{SS}

25

Robert Dick

Advanced Digital Logic Design

Implications of non-ideality



AND/OR requires more area, power, time

27

Robert Dick

Advanced Digital Logic Design

Non-ideality of NMOS/PMOS transistors


- Recall that NMOS transmits low values easily...
- ...transmits high values poorly
- PMOS transmits high values easily...
- ...transmits low values poorly

22

Robert Dick

Advanced Digital Logic Design

NMOS transistor




24

Robert Dick

Advanced Digital Logic Design

Implications of non-ideality



NAND/NOR easy to build in CMOS

26

Robert Dick

Advanced Digital Logic Design


CMOS transmission gates (switches)

- NMOS is good at transmitting 0s
 - Bad at transmitting 1s
- PMOS is good at transmitting 1s
 - Bad at transmitting 0s
- To build a switch, use both: CMOS


29

Robert Dick

Advanced Digital Logic Design




- Anything... try some examples.




- Delay between input and output changes
- Delay is sensitive to circuit path
- Outputs may temporarily be incorrect before stabilizing
 - Glitches – caused by hazards

- The Mentor Graphics CAD system has many components
- You will use a portion of the tools in this course
 - Falcon Design Framework
 - Design Architect for entering logic designs
 - Quicksim for simulating the designs
 - QuickHDL for entering and simulating the VHDL designs
- You will soon be working on lab 1, a Mentor Graphics tutorial



- Walks you through the design and simulation of an exclusive-or (XOR) gate
- Due on 2 October
- Start early, especially if you are not familiar with Unix
- This lab requires a lot of tasks that are extremely easy the second time you do them, but slow and error-prone the first time through



- Structural organization of the design
- Hierarchical functional black boxes with input/output connections
- Concentrates on how the components are organized by wiring

- Typing "source /vol/ece303/mgc.env" in the ECE filesystem will set up environment for ECE 303 labs
- Typing "dmgr" for Design Manager will open a window allowing several other Mentor Graphics to be run
- Mentor Graphics is not a single tool tool but a series of design tools that uses object oriented data representation to simplify the design process

Mentor Graphics introduction

- Data created in one tool (e.g., Design Architect) can be exported to another tool (e.g., Quicksim) for simulation
- A schematic is a diagram of a circuit
- Warning:** Don't use OS commands to move directories or files
 - Design Manager needs to update other files when things are moved

41

Robert Dick

Advanced Digital Logic Design

Viewpoint definition

- A viewpoint is a set of rules specifying a design's configuration
- Specifies the subset of data to use as input for a specific tool
- Allows a block to be described in different ways within different viewpoints
 - One can evaluate the impact of a low-level design decision on high-level design
 - For now, one viewpoint per design should be sufficient

43

Robert Dick

Advanced Digital Logic Design

Axioms of Boolean algebra

$$\begin{array}{ll} \exists x, y \in B \text{ s.t. } x \neq y & \\ \text{closure} & \forall x, y \in B \quad xy \in B \\ & \quad x + y \in B \\ \text{commutative laws} & \forall x, y \in B \quad xy = yx \\ & \quad x + y = y + x \\ \text{identities} & 0, 1 \in B, \forall x \in B \quad x1 = x \\ & \quad x + 0 = x \end{array}$$

47

Robert Dick

Advanced Digital Logic Design

DeMorgan's laws

$$\begin{array}{l} \overline{(a + b)} = \bar{a} \bar{b} \\ \overline{ab} = \bar{a} + \bar{b} \\ \overline{f(x_1, x_2, \dots, x_n, \cdot, +)} = f(\bar{x}_1, \bar{x}_2, \dots, \bar{x}_n, \cdot, +) \end{array}$$


- Those xs could be functions
- Apply in stages
 - Top-down

49

Robert Dick

Advanced Digital Logic Design

Component definition



Data created by Design Architect is saved as components

- Models describing functional and graphical aspects
- Component data is composed of a schematic and a symbol
- A symbol is a graphical model with input and output pins
- A schematic is a functional model describing the relationship between output and input values

42

Robert Dick

Advanced Digital Logic Design

Boolean algebra

- Set of elements, B
- Binary operators, $\{ [\text{AND}, \wedge, *, \cdot], [\text{OR}, \vee, +] \}$
 - We'll prefer \cdot and $+$
 - \cdot frequently omitted
- Unary operator, $[\text{NOT}, ', \bar{ }]$

46

Robert Dick

Advanced Digital Logic Design

Axioms of Boolean algebra

$$\begin{array}{ll} \exists x, y \in B \text{ s.t. } x \neq y & \\ \text{distributive laws} & \forall x, y, z \in B \quad x + (yz) = (x + y)(x + z) \\ & \quad x(y + z) = xy + xz \\ \text{compliment} & x \in B \quad x\bar{x} = 0 \\ & \quad x + \bar{x} = 1 \end{array}$$

48

Robert Dick

Advanced Digital Logic Design

DeMorgan's laws example

$$\begin{array}{l} \overline{a + bc} \\ \bar{a} \cdot (\bar{bc}) \\ \bar{a} \cdot (\bar{b} + \bar{c}) \end{array}$$

50

Robert Dick

Advanced Digital Logic Design

- Truth table
- Expression using only \cdot , $+$, and $'$
- Symbolic
- Karnaugh map
 - More useful as visualization and optimization tool

a	b	a b
0	0	0
0	1	0
1	0	0
1	1	1



$a \text{ AND } b = a \cdot b$
Will show Karnaugh map later

a	b	a + b
0	0	0
0	1	1
1	0	1
1	1	1




$a \text{ OR } b = a + b$

a	\bar{a}
0	1
1	0



$\text{NOT } a = \bar{a}$



$Z = ((C + D) \bar{B}) \bar{A}$

$Z = (C + D) \bar{A} \bar{B}$

- Minimize literal count (related to gate count, delay)
- Minimize gate count
- Minimize levels (delay)
- Trade off delay for area
 - Sometimes no real cost

Prove $XY + X\bar{Y} = X$


$XY + X\bar{Y} = X(Y + \bar{Y})$ distributive law
 $X(Y + \bar{Y}) = X(1)$ complementary law
 $X(1) = X$ identity law

Prove $X + XY = X$

$X + XY = X1 + XY$ identity law
 $X1 + XY = X(1 + Y)$ distributive law
 $X(1 + Y) = X1$ identity law
 $X1 = X$ identity law


- Each appearance of a variable (complement) in expression
- Fewer literals usually implies simpler to implement
- E.g., $Z = A\bar{B}C + \bar{A}B + \bar{A}B\bar{C} + \bar{B}C$
 - Three variables, ten literals

- Fundamental attribute is adjacency
- Useful for logic synthesis
- Helps logic function visualization





$$(\bar{a}\bar{b}) + (ab)$$

- Minimize $f(a, b, c, d) = \sum(1, 3, 8, 9, 10, 11, 13)$
- $f(a, b, c, d) = a\bar{b} + \bar{b}d + a\bar{c}d$



- Can be implemented in CMOS
 - More on this later
- X NAND Y = \overline{XY}
- X NOR Y = $\overline{X+Y}$
- Do we need inverters?




essential prime implicant

Prime implicants are not covered by other implicants Essential prime implicants uniquely cover minterms


- For all minterms
- Find maximal groupings of 1's and X's adjacent to that minterm.
 - Remember to consider top/bottom row, left/right column, and corner adjacencies.
 - These are the prime implicants.

- Revisit the 1's elements in the K-map.
- If covered by single prime implicant, the prime is essential, and participates in final cover.
- The 1's it covers do not need to be revisited.



$$(\bar{a} + b) \cdot (a + \bar{b})$$

- Minimize $f(a, b, c) = \prod(2, 4, 5, 6)$
- $f(a, b, c) = (\bar{b} + c)(\bar{a} + b)$




- If there remain 1's not covered by essential prime implicants,
- Then select the smallest number of prime implicants that cover the remaining 1's.
- This can be difficult for complicated functions.
- Will present an algorithm for this in a future lecture.

- Direct reading by covering zeros and inverting variables
- Or
- Invert function
 - Do SOP
 - Invert again
 - Apply DeMorgan's laws

$$z(a, b, c, d, e, f) = \sum(2, 8, 10, 18, 24, 26, 34, 37, 42, 45, 50, 53, 58, 61)$$

$$z(a, b, c, d, e, f) = \bar{d} e \bar{f} + ad \bar{e} f + \bar{a} C \bar{d} \bar{f}$$


- All specified Boolean values are 0 or 1
- However, during design some values may be unspecified
 - Don't care values (x)
- At x's allow circuit optimization
 - Incompletely specified functions allow optimization




- Input can never occur
- This can happen within a circuit
- Some modules will not be capable of producing certain outputs

- Minimize $f(a, b, c, d) = \sum(1, 3, 8, 9, 10, 11, 13) + d(5, 7, 15)$
- $f(a, b, c, d) = a\bar{b} + d$

- Michael R. Garey and David S. Johnson. *Computers and Intractability: A Guide to the Theory of NP-Completeness*. W. H. Freeman & Company, NY, 1979
- Chapter 1, Sections 1–5
- Introduces the concept of intractable problems
- Many problems in digital design are intractable
 - Too hard to solve optimally in a reasonable amount of time
- Use heuristics



- Instead, leave these values undefined (x)
- Also called DON'T CARE values
 - Allows any function implementing the specified values to be used



Output will be ignored for certain inputs

- Refer to M. Morris Mano and Charles R. Kime. *Logic and Computer Design Fundamentals*. Prentice-Hall, NJ, fourth edition, 2008
- <http://www.writphotec.com/mano/>
- CMOS supplement
- Optimization supplement
- qm.py at <http://ziyang.eecs.northwestern.edu/~dickrp/tools.html>

- Python and perl