


Teacher: Robert Dick  
 Office: L477 Tech  
 Email: dickrp@northwestern.edu  
 Phone: 847-467-2298



NORTHWESTERN  
UNIVERSITY

Two-level form


$$X(A, B, C, D, E, F, G) = ADF + AEF + BDF + BEF + CDF + CEF + G$$




Multi-level form

Factor:

$$\begin{aligned} X(A, B, C, D, E, F, G) &= ADF + AEF + BDF + BEF + \\ &\quad CDF + CEF + G \\ &= (A + B + C)(D + E)F + G \end{aligned}$$



Multi-level implementation of NAND8




Convert middle ANDs to NORs with inverted inputs

Multi-level example


- So far, we have talked about two-level logic
  - Fewest number of levels that is fully general
- However, there are some circuits that can more efficiently be implemented using three or more levels
- Even basic functions, like NANDS and NORS, are commonly composed of multiple gates if the fan-in is high

Two-level form



- 6 x 3-input AND gates
- 1 x 7-input OR gate (may not exist!)
- 25 wires (19 literals plus 6 internal wires)


Multi-level form




- 1 x 3-input OR gate, 2 x 2-input OR gates
- 1 x 3-input AND gate
- 10 wires (7 literals plus 3 internal wires)

Multi-level logic

$$F = A(B + C + D) + B$$



### Multi-level logic



### Multi-level minimization objectives

- Factor out common sub-logic (reduce fan-in, increase gate levels), subject to timing constraints
- Map factored form onto library of gates
- Minimize number of literals (correlates with number of wires)

$$X = (AB + \bar{B}C)(C + D(E + A\bar{C})) + (D + E)(FG)$$


### Multi-level minimization

- Recall that two-level minimization is difficult
  - Quine-McCluskey is too slow for large problems
  - Resort to potentially sub-optimal heuristic
    - Espresso
- Multi-level minimization is much harder
  - No known efficient algorithm gives optimal solution
  - MIS uses heuristics to usually produce good solutions

### Decomposition

$$\begin{aligned}
 L &= ABC + ABD + \bar{A}\bar{C}\bar{D} + \bar{B}\bar{C}\bar{D} \\
 &= AB(C + D) + (\bar{A} + \bar{B})\bar{C}\bar{D} \\
 &= AB(C + D) + (\bar{AB})(\bar{C} + \bar{D}) \\
 M &= AB \\
 N &= C + D \\
 L &= MN + \bar{M}\bar{N}
 \end{aligned}$$

### NAND/NOR conversion for uneven paths



### Multi-level minimization

Can interactively apply the following operations

- Decomposition
- Extraction
- Factoring
- Substitution
- Collapsing

### Decomposition

Take a single Boolean expression and replace it with a collection of new expressions

$$L = ABC + ABD + \bar{A}\bar{C}\bar{D} + \bar{B}\bar{C}\bar{D} \quad 12 \text{ literals}$$


L rewritten as

$$L = MN + \bar{M}\bar{N} \quad 8 \text{ literals}$$

$$M = AB$$

$$N = C + D$$

### Decomposition



## Extraction


- Extraction is decomposition applied to multiple functions
- The best decomposition for a single function may not be the best if there are multiple outputs
- Ideally, extracted sub-function can be re-used in producing many outputs

20

Robert Dick

Advanced Digital Logic Design

## Extraction



**Before Extraction**

**After Extraction**

Gate count has improved, literals is unchanged

22

Robert Dick

Advanced Digital Logic Design

## Cube extraction

Can restrict divisors to single cubes

$$\begin{aligned} L &= ABC + ABD + EG && 16 \text{ literals} \\ M &= ABFG \\ N &= BD + EF \end{aligned}$$

We can obtain the best cube  $AB$  to divide the functions


$$\begin{aligned} L &= PC + PD + EG && 15 \text{ literals} \\ M &= PFG \\ N &= BD + EF \\ P &= AB \end{aligned}$$

24

Robert Dick

Advanced Digital Logic Design

## Factoring



**Before Factoring**

**After Factoring**

26

Robert Dick

Advanced Digital Logic Design

## Extraction

$$\begin{aligned} L &= (A + B)CD + E && 11 \text{ literals} \\ M &= (A + B)\bar{E} \\ N &= CDE \end{aligned}$$

Can be re-written as

$$\begin{aligned} L &= XY + E && 11 \text{ literals} \\ M &= X\bar{E} \\ N &= YE \\ X &= A + B \\ Y &= CD \end{aligned}$$

21

Robert Dick

Advanced Digital Logic Design

## Extraction example

Given equations of a Boolean Network

$$\begin{aligned} L &= AF + BF + AG + CG + ADE + BDE + CDE && 33 \text{ literals} \\ M &= AF + BF + ACE + BCE \\ N &= ADE + CDE \end{aligned}$$

Find the best kernel of these functions. If the kernel is  $(A + B)$ , then

$$\begin{aligned} L &= DEM + FP + AG + CG && 22 \text{ literals} \\ M &= CEP + FP \\ N &= ADE + CDE \\ P &= A + B \end{aligned}$$

23

Robert Dick

Advanced Digital Logic Design

## Factoring

Expression in two-level form re-expressed in multi-level form without introducing intermediate functions

$$L = AC + AD + BC + BD + E \quad 9 \text{ literals}$$

Can be rewritten as

$$L = (A + B)(C + D) + E \quad 5 \text{ literals}$$

25

Robert Dick

Advanced Digital Logic Design

## Substitution

Express  $L$  in terms of  $M$

$$\begin{aligned} L &= A + BC && 5 \text{ literals} \\ M &= A + B \end{aligned}$$

$L$  rewritten in terms of  $M$

$$\begin{aligned} L &= M(A + C) && 5 \text{ literals} \\ M &= A + B \end{aligned}$$

27

Robert Dick

Advanced Digital Logic Design

## Collapsing

Reverse of substitution. Sometimes eliminates levels to meet timing constraints.

$$\begin{aligned} L &= M(A + C) && 5 \text{ literals} \\ M &= A + B && \text{only 2 additional} \end{aligned}$$

$$\begin{aligned} L &= (A + B)(A + C) \\ &= AA + AC + AB + BC \\ &= A + BC \end{aligned}$$

28

Robert Dick

Advanced Digital Logic Design

## Boolean division

$$L = PQ + R$$

$P$  divisor

$Q$  quotient

$R$  remainder

$$X = AC + AD + BC + BD + E$$

$$Y = A + B$$

$X$  divided by  $Y$  expressed as

$$X = Y(C + D) + E$$

$P$  and  $Q$  are symmetrical

30

Robert Dick

Advanced Digital Logic Design

## Boolean division

$$L = AD + BCD + E$$

$$M = A + B$$

$$L = (A + B)(AD + CD) + E$$

$$= (A + B)(A + C)D + E$$

32

Robert Dick

Advanced Digital Logic Design

## Multi-level minimization definitions

- A variable is a symbol representing a single coordinate in a Boolean space, e.g.,  $A$  or  $B$
- Literal is a variable or its negation, e.g.,  $A$  or  $\bar{A}$
- A cube,  $C$ , is a set of literals, e.g.,  $A B \bar{C}$  or  $A \bar{B}$
- Consider a sum-of-products expression
 
$$L = AF + BF + AG + CG + ADE + BDE + CDE$$
- The primary divisors of an expression form a set of expressions

$$D(L) = \{L/C \mid C \text{ is a cube}\}$$

35

Robert Dick

Advanced Digital Logic Design

## Redundancy

- Minimizing gate count and literals isn't always good for performance or power consumption
- Using redundant sub-circuits can result in improvements
- The wiring required to re-use sub-functions can result in larger delays than redundant sub-functions

29

Robert Dick

Advanced Digital Logic Design

## Boolean division

Finding divisors that lead greatest number of common subexpressions is difficult

$$L = AD + BCD + E$$

$$M = A + B$$

$M$  does not divide  $L$  under algebraic division rules

$M$  does divide  $L$  under Boolean rules (very large number of these!)

$$L/M = (A + C)D$$

31

Robert Dick

Advanced Digital Logic Design

## Boolean division

This follows from writing  $L$  in  $MQ + R$  form

$$L = M((A + C)D) + E$$

$$= (A + B)(A + C)D + E$$

$$= (AA + AC + AB + BC)D + E$$

$$= (A + BC)D + E$$

$$= AD + BCD + E$$

33

Robert Dick

Advanced Digital Logic Design

## Multi-level minimization definitions

- Equation is cube-free if no cubes divide it evenly
- $AB + C$  is cube-free
- $AB + AC$  is not cube-free
  - Divided evenly by  $A$

36

Robert Dick

Advanced Digital Logic Design

## Multi-level minimization definitions

- The kernels of an expression are sets of expressions  

$$K(L) = \{G | G \in D(L) \text{ and } G \text{ is cube-free}\}$$
- In other words, the kernels are divisors of the function for cube quotients that can not be evenly divided (remainder-free) by other cubes
- The cube  $C$  used to divide  $L$  to obtain the kernel  $K(L)$  is called the co-kernel

## Divisor selection

Kernels are often good divisors, extract and substitute

$$L = AF + BF + AG + CG + ADE + BDE + CDE \quad 17 \text{ literals}$$

Divide by  $k_6 = (A + B + C)$

$$L = AF + BF + AG + CG + DEk_6$$

Remaining kernels:  $k_1 = (F + G)$ ,  $k_4 = (A + B)$ ,  $k_5 = (A + C)$

Pick one

$$L = Fk_4 + AG + CG + DEk_6$$

## Node simplification

- During multi-level logic synthesis, representation broken into sub-functions
- Each sub-function (e.g., SOP form) needs to be minimized  

$$L = AF + BF + AG + CG + ADE + BDE + CDE$$
- Similar to using Karnaugh Maps, Quine McCluskey, or Espresso to simplify expressions

$$\begin{aligned} L &= \bar{A}B + AC + BC \\ &= \bar{A}B + AC \end{aligned}$$

## Node simplification

- Recall that two-level simplification can be improved using DON'T CARE information
- Need to find DON'T CARE automatically from Boolean network
- Take advantage of satisfiability DON'T CARES
  - Input can never occur
- Take advantage of observability DON'T CARES
  - Output is ignored for certain inputs

## Kernel

$$L = AF + BF + AG + CG + ADE + BDE + CDE$$

Cube	Primary divisor	Kernel (cube free)
A	(F + G + DE)	$k_1$
B	(F + DE)	$k_2$
C	(G + DE)	$k_3$
D	(AE + BE + CE)	no
E	(AD + BD + CD)	no
F	(A + B)	$k_4$
G	(A + C)	$k_5$
DE	(A + B + C)	$k_6$

## Divisor selection

$$L = Fk_4 + AG + CG + DEk_6$$

Remaining kernel:  $k_5 = (A + C)$


$$L = Fk_4 + AG + CG + DEk_6$$

$$L = Fk_4 + Gk_5 + DEk_6$$


End result

$$L = F(A + B) + G(A + C) + DE(A + B + C) \quad 11 \text{ literals}$$

## Node simplification



## Delay models



## Delay models

- Ideal – No delay, outputs respond instantly to inputs
- Transport – Output shifted by some fixed duration
  - All input changes reflected at output

47

Robert Dick

Advanced Digital Logic Design

## RC delay

- What happens when a transistor drives another transistor?
- Recall how CMOS transistors work

49

Robert Dick

Advanced Digital Logic Design

## IO thresholds

- *Digital* is a simplifying concept in a (macroscopically) *analog* world
- To treat signals as digital, need to define a dividing line between false and true
- What actually happens to the next stage when the voltage is at that line?
  - NMOS  $V_{GS} > V_T$
  - PMOS  $V_{GS} < -V_T$

52

Robert Dick

Advanced Digital Logic Design

## IO thresholds

- Define valid ranges of logic high and logic low signals
- Undefined signals considered invalid

54

Robert Dick

Advanced Digital Logic Design

## Delay models


- Inertial – Transitions that are not stable for more than some threshold period of time are absorbed by the gate
  - Provides a coarse approximation to real digital logic gate behavior
- Real – Outputs quickly respond to input changes
  - However, output changes have limited slew-rates

48

Robert Dick

Advanced Digital Logic Design

## IO thresholds




50

Robert Dick

Advanced Digital Logic Design

## Molten transistor



53

Robert Dick

Advanced Digital Logic Design

## IO thresholds

- Better – However, still have a problem
- What happens if the output of a gate is near that threshold?
- Slight variation between gates might result in crossing this threshold for next gate
- How to compensate?
- Use separate input and output thresholds

55

Robert Dick

Advanced Digital Logic Design


## Separate IO thresholds

- Now, we can safely treat the system as digital
- However, digital systems talk with analog systems
- It is necessary to deal with noisy signals
- Real slew isn't ideal


## Reason for gradual transition

- A logic stage is an RC network
- Whenever a transition occurs, capacitance is driven through resistance
- Consider the implementation of a CMOS inverter


## What is driven in NAND2?




## Debouncing



## Schmitt triggers



## CMOS NOT is RC network



## Debouncing

- Mechanical switches bounce!
- What happens if multiple pulses?
  - Multiple state transitions
- Need to clean up signal

## Improving device delay

- Decrease driven resistance and load
  - Use smaller transistors
  - Use shorter wire
  - Use wider wire (can increase load)

## Improving device delay

- Increase drive by increasing width of driving transistors
  - Causes problems
  - Larger transistors provide larger loads to their inputs
  - In general, keep transistors small unless they absolutely need to drive large loads

64

Robert Dick Advanced Digital Logic Design

## Tapered buffer chain

- Instead, gradually increase buffers in chain
- Optimal number of stages:  $\ln(C_{BIG}/C_{SMALL})$
- Stage width exponentially increases in  $\alpha$ 

$$W_1 = W_{MIN} \cdot \alpha^0$$

$$W_2 = W_{MIN} \cdot \alpha^1$$

$$W_3 = W_{MIN} \cdot \alpha^2$$

...

66

Robert Dick Advanced Digital Logic Design

## Delay estimation in multi-level circuits

- Can get delay for a gate by knowing its drive (resistance) and the load it drives (RC)
  - Gate libraries will have this information
- Still need to get network delay
- Conduct topological sort of network to find earliest start times (EST)
- Always visit a node's parent before visiting it
- EST is maximum any parent's EST plus it's delay

68

Robert Dick Advanced Digital Logic Design

## Slack

- Can use reverse topological sort from end nodes (given some target delay) to get latest start time (LST)
- Subtract delays and take minimum over children instead of adding delays and taking maximum over parents
- Subtract EST from LST to get node slack
- Gates with lowest slack are on critical path
- Make this path faster...
- ...or save area (at the expense of speed) on non-critical paths

70

Robert Dick Advanced Digital Logic Design

## Driving large loads

- Sometimes large loads need to be driven
- Long wires
- Output pads
- What happens if we go from a minimum-size inverter to a huge inverter?
  - Huge delay driving huge inverter's gate

65

Robert Dick Advanced Digital Logic Design


## Useful delay: Debouncing

- Mechanical switches bounce
  - Noisy transition
- Use RC delay network to decrease transition speed
- Convert multiple noisy to single smooth transition
- Use Schmitt trigger to clean signal

67

Robert Dick Advanced Digital Logic Design



## Topological sort



69

Robert Dick Advanced Digital Logic Design

## Useful delay: Rising edge pulse shaping




Problem: Pulse width poorly controlled


71

Robert Dick Advanced Digital Logic Design

### Useful delay: Pulse rising/falling edge pulse shaping




### Dynamic hazards




### Static hazards

- Still have static hazards
- Potential for transient change of output to incorrect value




### Glitches increase power consumption



### Dynamic hazards

- Potential for two or more spurious transitions before intended transition
- Results from uneven path delays in some multi-level circuits



### Eliminating dynamic hazards

- Some approaches allow preservation of multi-level structure
  - Quite complicated to apply
- Simpler solution – Convert to two-level implementation


### Problems with glitches

- These transitions result in incorrect output values at some times
- Also result in uselessly charging and discharging wire and gate capacitances through wire, gate, and channel resistances
  - Increase power consumption


### Detecting hazards

- The observable effect of a hazard is a glitch
  - A circuit that might exhibit a glitch has a hazard
- Whether or not a hazard is observed as a glitch depends on relative gate delays
- Relative gate delays change depending on a number of factors – Conditions during fabrication, temperature, age, etc.
- Best to use abstract reasoning to determine whether hazards might be observed in practice, under some conditions

## Eliminating static hazards



input change within product term



$$F = \bar{A} D + A \bar{C}$$

## Eliminating static hazards

- Add redundant primes covering all 1-1 transitions in SOP
- Add redundant primes covering all 0-0 transitions in POS
- Clearly primes can be used, consider contradiction stemming from assumption that non-prime is necessary to cover a transition



## Where do static hazards really come from?

- Assume POS form has no sum terms containing a variable in complemented and uncomplemented forms
  - Reasonable assumption, if true, drop sum term
- Assume only one input switches at a time
- Conclusion: SOP has no 0-hazards and POS has no 1-hazards
  - In other words, if you are doing two-level design, you need not analyze the other form for hazards

## Summary

- Brief review of cascaded carry lookahead adder
- Common ALU operations
- Overview of memory types
- Timing behavior

## Eliminating static hazards



$$F = \bar{A} D + A \bar{C}$$

## Where do static hazards really come from?

- Static-0:  $A \bar{A}$
- Static-1:  $A + \bar{A}$
- Assume SOP form has no product terms containing a variable in complemented and uncomplemented forms
  - Reasonable assumption, if true, drop product term

## Living with hazards

- Sometimes hazards can be tolerated
- Combinational logic whose outputs aren't observed at all times
  - Synchronous systems
  - Systems without tight power consumption limits