


Digital Integrated Circuits – EECS 312

<http://robertdick.org/eecs312/>

Teacher: Robert Dick GSI: Shengshou Lu
 Office: 2417-E EECS Office: 2725 BBB
 Email: dickrp@umich.edu Email: luss@umich.edu
 Phone: 734-763-3329
 Cellphone: 847-530-1824



Review

- 1 Explain each transistor operating region.
- 2 What is pinch-off?
- 3 How does body bias work?
- 4 What is velocity saturation?
- 5 What is sub-threshold operation?


Process variation

Given our current knowledge of transistor operation, what impact will variation in

- dopant concentrations,
- oxide thickness,
- transistor width, and
- interconnect width

have?


FinFETs



From Freescale.

Carbon nanotubes and nanowires


Structure of Carbon Nanotube Transistor



From AIST.


Quantum cellular automata

- Binary information encoded in device configuration.
- Signals are propagated through nearest neighbor interaction.



From Professor Xiaobo Sharon Hu.


Quantum cellular automata arithmetic-logic unit



From Professor Xiaobo Sharon Hu.

8

Single-electron tunneling transistors



9

Common problems

- Difficult to get high-quality devices where they are needed.
- High susceptibility to thermal noise.
- High susceptibility to charge trap offsets.
- Low gain.

10

What does the future hold

- CMOS for another decade or so, until devices consist of a small integer number of atoms.
- Nobody knows what comes next.
- Nothing? New device technology?
- Implications for information technology?


11

Review

- 1 List a few different alternatives to CMOS for use in digital systems.
- 2 Indicate their advantages and disadvantages relative to CMOS.

13

NMOSFET




14

Insulator properties

- Low- κ : reduced capacitance, useful for isolating wires.
- High- κ : increased capacitance, useful for maintaining k despite increased gate thickness.

High-level fabrication process overview



Dual-Well Trench-Isolated CMOS Process


15

Robert Dick Digital Integrated Circuits

16

Robert Dick Digital Integrated Circuits


Schematic of circuit to fabricate



17

Robert Dick Digital Integrated Circuits


Layout of circuit to fabricate



18

Robert Dick Digital Integrated Circuits

Overview of fabrication process



19

Robert Dick Digital Integrated Circuits

Fabrication process details





FIGURE 1.37. General semiconductor production process.

From Richard C. Jaeger. *Introduction to Microelectronic Fabrication*. Addison-Wesley, 1993.

SiO₂ patterning



21

Robert Dick

Digital Integrated Circuits

Etching




Fig. 2.5 Etching profiles obtained with (a) isotropic wet chemical etching and (b) dry anisotropic etching in a plasma or reactive-ion etching system.

From Richard C. Jaeger. *Introduction to Microelectronic Fabrication*. Addison-Wesley, 1993.

22

Robert Dick

Digital Integrated Circuits

Summary of processing steps

- 1 Define active areas.
- 2 Etch and fill trenches.
- 3 Implant well regions.
- 4 Deposit and pattern polysilicon/metal gate layer.
- 5 Implant source and drain regions, and substrate contacts.
- 6 Create contacts and via windows.
- 7 Deposit and pattern metal layers.

23

Robert Dick

Digital Integrated Circuits

Step 1: epitaxial layer




24

Robert Dick

Digital Integrated Circuits

Step 2: gate oxide and sacrificial nitride layer deposition




25

Robert Dick

Digital Integrated Circuits

Step 3: plasma etching




26

Robert Dick


Digital Integrated Circuits

Step 4: trench filling, CMP, etching, SiO₂ deposition




27

Step 5: n-well and V_{Tn} adjustment implants




28

Step 6: p-well and V_{Tp} adjustment implants




29

Step 7: polysilicon/metal deposition and etch




30

Step 8: n⁺ and p⁺ source, drain, and poly implantation




31

Step 9: SiO₂ deposition and contact etch




32

Step 10: deposit and pattern first interconnect layer




33

Step 11: deposit SiO₂, etch contacts, deposit and pattern second interconnect layer



34

Interconnect layers




35

Al vs. Cu

- For Al, can deposit and etch metal layers.
- Cu alloys with Si.
- Cannot safely deposit Cu directly on Si.
- Cu difficult to controllably etch.
- Instead, build SiO₂ shield and etch contact regions.

36


Damascene process



From IBM.

37

Interconnect layers



(1) IBM Corp.'s new CMOS 75 process for manufacturing ICs uses copper for its six levels of interconnects, and has effective transfer channel lengths of only 0.2 μm. It is the first commercial fabrication process to use copper wires. [see "The Damascene connection," p. 25].

38

Layout production


- Must define 2-D structure for each mask/layer.
- Initial topology planning often done.
- Can be partially or fully automated.
- Must adhere to design rules.

40

Robert Dick

Digital Integrated Circuits

Stick diagrams



Stick diagram of inverter

41

Robert Dick

Digital Integrated Circuits

Faults and variation


- Clearly cannot have two wires crossing each other.
- Variation imposes further constraints.

42

Robert Dick

Digital Integrated Circuits

Possible faults



43

Robert Dick

Digital Integrated Circuits

Design rules

Summary

- Automatically-checked layout rules.
- Reduce fault probabilities.
- Generally regarded as necessary.

Caveats

- Recent studies show many rules are not beneficial.
- Interaction range is increasing relative to λ .
 - Complicates design rules, making manual comprehension difficult.
- Design rule checking can be slow.

44

Robert Dick

Digital Integrated Circuits

Meanings of colors in layouts

Layer	Color	Representation
Well (p,n)	Yellow	
Active Area (n+,p+)	Green	
Select (p+,n+)	Green	
Polysilicon	Red	
Metal1	Blue	
Metal2	Magenta	
Contact To Poly	Black	
Contact To Diffusion	Black	
Via	Black	

45

Robert Dick

Digital Integrated Circuits

Layout layers


Layer Description	Representation				
metal					
	m1	m2	m3	m4	m5
well					
	mw				
polysilicon					
	poly				
contacts & vias					
	ct	v12,v23,v34,v45	mwc	pvc	
active area and FEIs					
	ndif	pdif	nfct	pfct	
select					
	nplus	pplus	prb		

46

Robert Dick

Digital Integrated Circuits

Intra-layer design rules




47

Robert Dick

Digital Integrated Circuits

Via design rules




48

Robert Dick

Digital Integrated Circuits

Layout editor




49

Robert Dick

Digital Integrated Circuits

Design rule checker



50

Robert Dick

Digital Integrated Circuits

Packaging requirements


- Electrical: Good insulators and conductors.
- Mechanical: Reliable, doesn't stress IC.
- Thermal: Low thermal resistance to ambient. In some cases, consistency more important.
- Cost.

52

Robert Dick


Digital Integrated Circuits

Wire bonding




53

Tape automated bonding




54

Tape automated bonding die attachment




55

Flip-chip bonding




56

Through-hole PCB mounting




57

Surface mount




58

Example package types




59

Chip cap




60

Heat pipe



61

Heat pipe details



Heat pipe thermal cycle

- 1) Working fluid evaporates to vapour absorbing thermal energy.
- 2) Vapour migrates along cavity to lower temperature end.
- 3) Vapour condenses back to fluid and is absorbed by the wick, releasing thermal energy.
- 4) Working fluid flows back to higher temperature end.

62

Example of variation in package parameters

Type	C (pF)	L (nH)
68-pin plastic DIP	4	35
68-pin ceramic DIP	7	20
256-pin PGA	5	15
Wire bond	1	1
Solder bump	0.5	0.1

63

System-on-chip

- Instead of integrating more ICs, put more on an IC.
- Advantages: Lower cost per device, compact.
- Disadvantages: Requires integration of devices fabricated with different processes.

64

Move from lead solder

- Tin-lead solder was commonly used.
- Lead is toxic, accumulates in the body, and is difficult to dispose of.
- Pure tin works in the short term.
- May be acceptable as solder in the long term.
- Problems with plating.

65

Robert Dick

Digital Integrated Circuits

Tin whiskers




Figure 1-1 – Tin plated connector pins after 10 years (courtesy of NASA GSFC)


Screw dislocations, primarily caused by plating.

66

Robert Dick

Digital Integrated Circuits

Multi-chip modules




- Better C than board-level integration.
- Integrate multiple processes.
- Somewhat compact.
- Expensive.

67

Robert Dick

Digital Integrated Circuits

Multiple active layer 3-D integration



Potential for thermal problems.

68

Robert Dick

Digital Integrated Circuits

Heterogeneous system 3-D integration

Integrate


- Logic.
- Memory.
- Analog.
- Research on discrete components (with soldering).

69

Robert Dick

Digital Integrated Circuits

Microchannel cooling




Credit to David Atienza at EPFL.

70

Robert Dick

Digital Integrated Circuits

Vapor-phase cooling



Credit to Michael J. Ellsworth, Jr. and Robert E. Simons at IBM.

Summary

- CMOS is the most economical way to build digital logic now, but potential alternatives being developed.
- Fabrication process is essentially repeated deposition, masking, etching, and polishing steps to dope and build material layers.
- Al → Cu.
- SiO₂ → High- κ and Low- κ .
- Cu interconnects use damascene process.
- Poly-Si → metal.

Upcoming topics

- MOSFET dynamic behavior.
- Wires.
- CMOS inverters.

Homework assignment

- 24 September: Read Mark T. Bohr, Robert S. Chau, Tahir Ghani, and Kaizad Mistry. [The High-k Solution. IEEE Spectrum, October 2007.](#)
- 24 September: Homework 1.
- 3 October: Lab 2.